circuit design 笔试题
在网上搜到的，应该还不是很全吧，欢迎补充:89) 1.please draw the transistor level schematic of a cmos 2 input AND gate and explain which input has faster response for output rising edge.(less delay time)2.please show the CMOS inverter schmatic,layout and its cross sectionwith P-well process.Plot its transfer curve(Vout-Vin) And also explainthe operation region of PMOS and NMOS for each segment of the transfercurve?3.To design a CMOS invertor with balance rise and fall time,please define the ration of channel width of PMOS and NMOS and explain?4.Please draw schematic of a common SRAM cell with 6 transistors,point out which nodes can store data and which node is word linecontrol?5.Please explain how we describe the resistance in semiconductorCompare the resistance of a metal,poly and diffusion in tranditionalCMOS process.
【circuit design 笔试题】相关文章：
中国银行笔试题回顾，新鲜笔经！11-21
迅雷JAVA广州站二笔笔试题目分享11-21
大唐移动测试工程师笔经，笔试题目分享11-21
网易笔经11-11
奥美笔经02-23
腾讯笔试题 试题分享02-24
北京埃森折笔试回来，不是笔经的笔经11-21
采购人员笔试题，试题分享02-25
壳牌Shell笔经02-23
五矿笔经11-19